An Efficient Performance Estimation Method for Configurable Multi-layer Bus-based SoC
نویسندگان
چکیده
منابع مشابه
Multi-layer bus minimization for SoC
The deployment of multiple processing elements such as a microprocessor or a Digital Signal Processor in embedded systems often results in significant communication overheads. The challenge lies in resolving the communication cost minimization problem, while simultaneously satisfying the timing constraints of job executions. In this paper, we explore bus-layer minimization problems by first ide...
متن کاملHigh performance asynchronous bus for SoC
It is difficult to use synchronous buses in a system-on-a-chip design due to the increase of wire delay caused by the crosstalk effect and the dificulty of the synchronization caused by the clock-skew problem. The use of an asynchronous bus is an alternative solution for the SoC design method. In this paper, we propose a new high performance asynchronous bus using a rehim-to-zero data encoding ...
متن کاملAN EFFICIENT METHOD FOR OPTIMUM PERFORMANCE-BASED SEISMIC DESIGN OF FUSED BUILDING STRUCTURES
A dual structural fused system consists of replaceable ductile elements (fuses) that sustain major seismic damage and leave the primary structure (PS) virtually undamaged. The seismic performance of a fused structural system is determined by the combined behavior of the individual PS and fuse components. In order to design a feasible and economic structural fuse concept, we need a procedure to ...
متن کاملMulti-method Integrated on Soc Estimation of Li-ion Battery
The Li-ion battery is studied base on its equivalent circuit model. The discrete state space equation is established using Ah counting method and OCV method. The filtering algorithm is set up under the noisy environments according to the principle of extended Kalman filter and simulated. The simulation results showed that the integrated of three algorithms could very well remove the environment...
متن کاملModeling and Energy-Efficient Application Mapping of Configurable SoC Architectures
Configurable System-on-Chip (CSoC) devices incorporate many different components, such as processor core, reconfigurable logic, memory, etc. Applications can be mapped onto various combinations of these components. The communication and reconfiguration costs incurred by these CSoCs under different mappings significantly impact overall system energy dissipation. In this paper, we develop (a) a m...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2015
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.8.26